Design of CMOS Phase-Locked Loops: From Circuit Level to Architecture Level (Hardcover)

Design of CMOS Phase-Locked Loops: From Circuit Level to Architecture Level Cover Image
$98.99
Usually Arrives in 2-10 Days

Description


Using a modern, pedagogical approach, this textbook gives students and engineers a comprehensive and rigorous knowledge of CMOS phase-locked loop (PLL) design for a wide range of applications. It features intuitive presentation of theoretical concepts, built up gradually from their simplest form to more practical systems; broad coverage of key topics, including oscillators, phase noise, analog PLLs, digital PLLs, RF synthesizers, delay-locked loops, clock and data recovery circuits, and frequency dividers; tutorial chapters on high-performance oscillator design, covering fundamentals to advanced topologies; and extensive use of circuit simulations to teach design mentality, highlight design flaws, and connect theory with practice. Including over 200 thought-provoking examples highlighting best practices and common pitfalls, 250 end-of-chapter homework problems to test and enhance the readers' understanding, and solutions and lecture slides for instructors, this is the perfect text for senior undergraduate and graduate-level students and professional engineers who want an in-depth understanding of PLL design.


Product Details
ISBN: 9781108494540
ISBN-10: 1108494544
Publisher: Cambridge University Press
Publication Date: January 30th, 2020
Pages: 506
Language: English